

Basic CPU – ISA (1A)

Copyright (c) 2025 - 2016 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Based on 컴퓨터구조론 (개정 6 판), 김종현 , 생능출판사
(Computer Architecture, 6th ed, Jonghyun Kim, Life & Power Press, Korea)


Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice and Octave.

Data Path





CPU and MEM





Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>

Memory Data Register




Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>


Memory Access Operations




Memory Interface



Memory Map




Instruction Set Architecture



Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>


LOAD Operation

LOAD *addr* ; $AC \leftarrow M[addr]$



Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>


STA Operation



Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>

ADD Operation


ADD *addr* ; $AC \leftarrow AC + M[addr]$



Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>

JUMP Operation

JUMP *addr* ; $PC \leftarrow addr$




Based on <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>

An Example Program

12-bit Address 16-bit data


0FF			
100	1250	LOAD	250 ; AC ← M[250]
101	5251	STA	251 ; M[251] ← AC
102	2251	ADD	251 ; AC ← AC + M[251]
103	8170	JUMP	170 ; PC ← 170
104			
170			
250	0004		
251	0003		
252			

The 1st Instruction : LOAD 250 – Fetch Cycle




LOAD 250 ; AC ← M[250]

The 1st Instruction : LOAD 250 – Execution Cycle




LOAD 250 ; AC ← M[250]

The 2nd Instruction : ADD 251 – Fetch Cycle




ADD **251** ; AC $\leftarrow$ AC + M[251]

The 2nd Instruction : ADD 251 - Execution Cycle




The 3rd Instruction : STA 251 – Fetch Cycle




STA **251** ; M[251] ← AC

The 3rd Instruction : STA 251 - Execution Cycle




STA 251 ; M[251] ← AC

The 4th Instruction: JUMP 170 – Fetch Cycle



JUMP 170 ; PC ← 170

The 4th Instruction: JUMP 170 – Execution Cycle



JUMP 170 ; PC ← 170

References

- [1] <http://en.wikipedia.org/>
- [2] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [3] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [4] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [5] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [6] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [7] https://en.wikiversity.org/wiki/Understanding_Embedded_Software
- [8] Digital Systems, Hill, Peterson, 1987
- [9] <http://en.wikipedia.org/>
- [10] <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>