## CMOS Delay-2 (H.2) Logical Effort

20160826

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Based on
Uyemura
Introduction to VLSI Circuits and Systems
Weste
 CMOS VLSI Design

## Logical Effort Techniqus

shows how many stages of logic are required for the fastest implementation of any given logic function

Scaling of logic cascades Characterize logic gates & their interaction to provide techniques to minimize the delay <high speed chains>

## estimate

- \* delays through logic cascades
- \* scaling information

for minimum delay designs

the logical effort g

referenced to the 1X reference inverter

with input capacitance Cref and transistor resitance Rref





Scaling Effects
After scaling by $\widehat{s}$ $R \longrightarrow \frac{R}{s}$ $gate \stackrel{?}{C} \longrightarrow \stackrel{?}{S} \stackrel{?}{C}$ parasitic $\stackrel{?}{C} \stackrel{?}{P} \stackrel{?}{S} \stackrel{?}{C} \stackrel{?}{P}$
arbitrary gate $ \begin{array}{c} \hline  \\ \hline  \\  \\  \\  \\  \\  \\  \\  \\  \\  \\  \\  \\  \\ $
$\frac{R/s}{FC} = Cout$



d X RCp + RCout = R(Cp + Cout) scale (5) to get the same I make it bigger) d & RCp + R Cout  $=\frac{R}{s}(sCp+Cont)$ = Cout reference inverter

\* Scaling Effects actual input (C) -> scaled input (Cin) C in = 5 C -> scaled output (Rref) Rref = R/S actual output (R) increased  $C \rightarrow sc$ decreased  $R \rightarrow R/s$ . Rref I, RIS Coati <mark>±</mark>ՏՇ + Cont ±c ↓ sCp: Cp = scale Rref - Cont reference inverter

X Some time constants	
$\begin{array}{c c} & & & & \\ \hline \\ \hline$	- series connection of the same gate under consideration
$\mathcal{T} = \mathcal{R} \mathcal{C} \qquad \mathcal{C} \mathcal{K}$	C
ref inverter Ref Cef	series connection of the ref inverter
Zref = Rref Cref	Cp K Cref

Logical Effort Logical Effort (9) of a gate the ratio of the input cap of the scaled gate to the input cap of the ref inventer the gate is scaled to give the same out put current as the ref inventor's output current  $g = \frac{Cin}{Cvrf}$ Cin after scaling in order to make its oupout current the same as the ref inverter's Output current

() Scaling information (how much bigger)  $g = \frac{Cin}{Cref}$ Logical Effort the input capacitance ratio to deliver the same output current of the veference gate this ratio gives scaling information about how much bigger the gate should be to deliver the same output current of the veference gate S scaled gate the same out put Current Ι CL Cref

(2) output drive reduction (how much worse) how much worse a gate at producing output current as compared to an inverter given that each input of the gate may have as much input capacitance as the inventer Resistive Figure Cref = Cref + C<sub>L</sub> how worse A g: output drive reduction When input cap sized same as inverter

(1) Scaling information (how much bigger) Rref -mels - Cost scp= F Cent → Fsc Scale ↓ UP cp キ Rref T - Cout reference inverter output drive reduction ( how much worse) 2)Cr Cr -T Cost Ţ Ţ ---/ scole - Cout inverter



Cout is h times larger than Cin electrical effort R Cin  $c_{out} = h \cdot C in$ h copies of the same gate Cin Lin R copies Ø time hZ constant Cin • h·Cin





Logical Effort: Designing for Speed on the Back of an Envelop Ivan E. <u>Sutherland</u> Robert F. Sproull





how much worse it is than an inverter at producing output current, given an equivalent amount of input capacitance

depends mainly on its circuit topology slightly on the electrical properties

captures the effect of the logic gate's topology on its ability to produce output current

independent of the size of the transistors



electrical effort describes

how the <u>electrical environment</u> of the logic gate affects performance and

how the size of the transistors in the gate determines its load-driving capability

as a ratio of transistor width rather than actual capacitances

## Normalized Delay

	ref inverter Rref MupO Foref << Cref
	Z = Rref Cref
After to get	scaling $d \propto \frac{R_{Cout}}{S} + R_{Cp}$ the same I
nor	$\frac{d}{Z} = \frac{d}{Rref Cref} \propto \frac{1}{5} \frac{R Cout}{Rref Cref} + \frac{R C p}{Rref Cref}$ malized delay



Normalized Delay X J R Cout + R Cp Rref Cref + Rref Cref d Rref Cref J R Cin Cout S Rref Cref Cin : 7 R Cin Cout Rref Cref Cin Ξ (<u>Cref</u>) (Cout (Cref) (Cin)  $C_{in} = SC$ g · h = R S C (Cout) E S Rref Cref (RC) (Cout) Rref Cref (Cout)  $= \left(\frac{7}{7_{ref}}\right) \left(\frac{C_{out}}{C_{in}}\right)$ .



The 1st component of the normalized delay  $g \cdot h = \left(\frac{2}{C_{ih}}\right) \left(\frac{C_{out}}{C_{ih}}\right)$  $= \left(\frac{7}{7_{ref}}\right) \left(\frac{C_{out}}{C_{in}}\right)$ = (Cout) Cref d Rref Cref X S Rref Cref Rref Cref

What is p? parasitic delay (P - delay due to internal SCp parasitic capacitance - excluding external load cap Cout - count only diffusion capacitance of the output - delay without output load -merecent Cout Cin > = sc scp RIS (SCP) = RCp

\* Scaling Effects revisited after scaling C<sub>in</sub> = S C input: C→ SC ↑ output:  $R \rightarrow R/s \downarrow$  $R_{ref} = R/S$ , scale for the same current l output:  $Cp \rightarrow sCp \uparrow$ Cpiref = SCp Tinternal parasitic cap diffusion cap of RCp = KR·SCp the output node no change

Normalized Delay <u>Ref Cref</u> + <u>RCp</u> <u>Rref Cref</u> Rref Cref d Rref Cref  $C_{in} = S C$ RSCp . Rref = R/S Rref Cref scale for the F R Cp, ref same current l Cpiref = SCp  $\left(\frac{\text{internal diffusion cap}}{\text{gate cap of refinv}}\right) = \left(\frac{\text{Cp, ref}}{\text{Cref}}\right)$  $\approx$ P

Normalized Delay K - R Cout + R Cp Rref Cref Rref Cref d Rref Cref .  $\frac{R}{C_{p,ref}}$  $\left(\frac{\text{internal diffusion cap}}{\text{gate cap of refinv}}\right) = \left(\frac{\text{Cp, ref}}{\text{Cref}}\right)$ <u>RCp</u> Rref Cref internal diff cap Rref Cr  $\left(\frac{pc}{Rc} value of a gate}{Rc}\right) = \frac{7 par}{7 ref}$ 

 ref inverter Rref My Gref << Cref
Rref Cp. ref Cref
Zpon = Rref Cp, ref Zref = Rref Cref
$P = \frac{7 \text{ par}}{7 \text{ ref}}  P \text{ Yef} = ]$
$\frac{n - input}{gate} = \eta P_{Yef} = \eta$ $\frac{large C_p}{darge C_p}$

The 2nd component of the normalized delay  $\approx \frac{RCp}{RCp}$ P Rref Cref  $= \left(\frac{C_{p,ref}}{C_{ref}}\right) = \left(\frac{\text{internal diffusion cap}}{\text{gate cap of ref inv}}\right)$  $= \left( \begin{array}{c} pc \text{ value of a gate} \\ Rc \text{ value of refinv} \end{array} \right)$ Z par Z vit internal diff cap only d Rref Cref X S Rref Cref Rref Cref

d Rref Cref X S Rref Cref Rref Cref  $= g \cdot h + P$  $g \cdot h = \left(\frac{c_{in}}{c_{ref}}\right) \left(\frac{c_{out}}{c_{in}}\right)$  $= \left(\frac{7}{7ref}\right) \left(\frac{Cout}{Cin}\right)$  $= \begin{pmatrix} C_{out} \\ C_{ref} \end{pmatrix}$  $P = \frac{RCp}{Rref Cref}$ = Zpar Zref  $=\left(\frac{C_{p,ref}}{C_{ref}}\right)$ 





Path Delay  

$$d = gh + p$$

$$di = g_ih_i + p_i$$

$$Total Path Delay$$

$$p = \sum di = \sum (g_ih_i + p_i)$$
Path Logical Effort  

$$G = g_1 \cdot g_2 \cdots g_N$$
Path Electrical Effort  

$$H = h_1 \cdot h_2 \cdots h_N$$
Path Effort  

$$F = GH = (g_1 \cdot h_1)(g_2 \cdot h_2) \cdots (g_N \cdot h_N)$$

$$= f_1 \cdot f_2 \cdots f_N$$

$$f_i = g_i \cdot h_i$$

 $d = d_1 + d_2 + \cdots + d_N$  $= (g_1h_1 + P_1) + (g_2h_2 + P_1) + \cdots + (g_Nh_N + P_N)$  $= (g_1h_1 + g_2h_2 + \dots + g_Nh_N) + (P_1 + P_2 + \dots + P_N) = (f_1 + f_1 + \dots + f_N) + P_N$  $\geq N\sqrt[n]{(g_1h_1)(g_2h_2)\cdots(g_Nh_N)} + P = N\sqrt[n]{f_1 \cdot f_2 \cdots f_N} + P$ Minimum when  $f_1 = f_2 = \cdots = f_N = \hat{f}$ gi hi = f constant

 $d = (g_1h_1 + g_2h_2 + \dots + g_Nh_N) + (P_1 + P_2 + \dots + P_N)$  $= (f_1 + f_2 + \dots + f_N) + P$  $\geq N^{\prime}$  (g,h)(g,h) ··· (g,h) + P =  $N^{\prime}_{\lambda} f_1 \cdot f_2 \cdots f_N + P$  $F = f_1 \cdot f_2 \cdots f_N$   $G = g_1 \cdot g_2 \cdots g_N$   $H = g_1 \cdot g_2 \cdots g_N$   $P = p_1 + p_2 + \cdots + p_N$  $F = G \cdot H$ d > N x F + P Minimum When i gihi = f = x F = x GH

 $D = \Sigma di = \Sigma(g_ih_i + p_i)$ > N F\* + P  $P = \sum P_i$  $h_i = \frac{\hat{f}}{g_i}$ P= Z Pi Sum of parasific delay

 Logical Effort	$g = \frac{2}{Cref}$	G = T 9;	
 Electrical Effort	$h = \frac{Cout}{Cin}$	$H = \frac{Cout (path)}{C in (path)}$	
 Branching Effort	×	13 = bi	
 Effort	f = gh ·	F = G BH	
Effort Delay	f	NF <sup>★</sup>	
 # of stages	1	N	
 panasitic delay	10	$P = \sum p_i$	
 delay	f + p	NF <sup>†</sup> + P	