FPGA Carry Select Adder (1B)

Carry Select

•

Copyright (c) 2021 - 2010 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.


This document was produced by using OpenOffice and Octave.


Fast Carry Logic

Carry Select Adder
Carry Lookahead Adder
Brent-Kung
Variable Block
Ripple Carry Adder

https://en.wikipedia.org/wiki/Carry-lookahead_adder

Fast Carry Logic v.s. Ripple Carry Logic





Carry Select Equation


Carry Select

the problem with a ripple carry structure is that the **computation** of the **Cout** for bit position i cannot begin until after the **computation** has been completed in bit positions **0** .. i-1

A carry select structure overcomes this limitation

the main observation is that for <u>any bit position</u>, the only information it received from the previous bit positions is its **Cin** signal, which can be either **true** or **false**.

$$\begin{aligned} Cout_i &= (Cout_{i-1} \cdot C \, 1_i) + (\overline{Cout_{i-1}} \cdot C \, 0_i) \\ &\quad \text{True Cin} &\quad \text{False Cin} \end{aligned}$$





$$C1 = X + Y$$

$$C0 = X \cdot Y$$

X	Υ	C1	C0	
0	0	0	0	$\overline{X} \overline{Y}$
0	1	1	0	$\overline{X}Y$
1	0	1	0	$X\overline{Y}$
1	1	1	1	ΧY


Carry Chain Adders






$$Cout_{i} = (Cout_{i-1} \cdot C \, 1_{i}) + (\overline{Cout_{i-1}} \cdot C \, 0_{i}) \qquad Cout_{i} = (Cout_{i-1} \cdot C \, 1_{i}) + (\overline{Cout_{i-1}} \cdot C \, 0_{i})$$

FPGA Carry Chain Cell




Carry Chain Adders with Fast Carry Logic



delay of 2n+2 for an n-bit ripple carry chain

Fast Carry Logic using Carry Select Structure



$$Cout_i = (Cout_{i-1} \cdot C \cdot 1_i) + (\overline{Cout_{i-1}} \cdot C \cdot 0_i)$$

Cout using C1, C0, Cin

X	Υ	C1	C0	
0	0	0	0	$\overline{X} \overline{Y}$
0	1	1	0	$\overline{X}Y$
1	0	1	0	$X\overline{Y}$
1	1	1	1	ΧY

$$C1 = X + Y$$
$$C0 = X \cdot Y$$

C1	C0	Name		
0	0	0	Kill	
0	1	Cin	Inverse Propagate	
1	0	Cin	Propagate	
1	1	1	Generate	


$$Cout = (Cin \cdot C1) + (\overline{Cin} \cdot C0)$$

$$(Cin \cdot C1) = Cin \cdot (\overline{X}Y + X\overline{Y} + XY) \rightarrow propagate Cin$$

$$(\overline{Cin} \cdot C0) = \overline{Cin} \cdot XY \rightarrow generate \ a \ new \ carry$$

X	Υ	Cin	Cout
0	0	0	0
0	1	0	0
1	0	0	0
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	1
1	1	1	1

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry




Ripple Carry Structure

A **Carry Select carry chain** structure for use in FPGAs

the carry computation for the <u>first two cells</u> is performed with the simple **ripple-carry** structure implemented by <u>mux1</u>


$$Cout = (Cin \cdot C1) + (\overline{Cin} \cdot C0)$$



The 1st Carry Select Structure

A **Carry Select carry chain** structure for use in FPGAs

the carry computation for the <u>first two cells</u> is performed with the simple **ripple-carry** structure implemented by <u>mux1</u>



 $(C1_1)Cout_0 + (\overline{C0}_1)\overline{Cout}_0$

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

12

The 2nd Carry Select Structure (1)


A **Carry Select carry chain** structure for use in FPGAs

For cell2 and cell3 we use two ripple carry adders,

with <u>one</u> adder (mux2) assuming the Cin is true,


and the other (mux3) assuming the Cin is false


Then mux4 and mux5 pick between these two adders' outputs based on the actual Cin coming from mux1.



$$(C1_3C1_2 + C0_3\overline{C1}_2)Cout_1 + (C1_3C0_2 + C0_3\overline{C0}_2)\overline{Cout}_1$$

The 2nd Carry Select Structure (2)







 $(C1C1_2 + C0_3\overline{C1}_2)Cin$

 $(C1_3C0_2 + C0_3\overline{C0}_2)Cin$

The 2nd Carry Select Structure (3)





$$(C1_3C0_2 + C0_3\overline{C0}_2)Cin$$

The 3rd Carry Select Structure (1)


Similarly, cell4, cell5, cell6 have

two ripple carry adders


mux6 & mux7 for a Cin of 1

mux8 & mux9 for a Cin of 0

with output muxes (mux10, mux11, mux12) deciding between the two based upon the actual Cin (from mux5).



The 3rd Carry Select Structure (2)




true Cin false Cin

The 4th Carry Select Structure


Subsequent stages will continue to grow in length by one,

with cells7, cell8, cell9, cell10 in one block,

cell11, cell12, cell13, cell14, cell15 in another, and so on.



The 5th Carry Select Structure



Subsequent stages will continue to grow in length by one,

cell11, cell12, cell13, cell14, cell15 in another, and so on.

Carry Chain Resource

A carry chain resource may span the entire height of a column in the FPGA, but a mapping to the logic may use only a small portion of this chain, with the carry logic in the mapping starting and ending at arbitrary points in the column


Must consider

- the carry delay from the first to the last position in a carry chain,
- the delay for a **carry computation** beginning at any point within this **column**.

For example, even though the FPGA architecture may provide support for carry chains of up to 32 bits, it must also efficiently support 8 bit carry computations placed at any point within this carry chain resource

Broken carry chains

can start simultaneously for two possible case of Cin




In a carry select adder the **carry chain** is <u>broken</u> at a specific <u>column</u>, and <u>two separate adders</u> are deployed

one assuming **true** Cin signal the other assuming **false** Cin signal

This <u>splitting</u> of the <u>carry chain</u> can be done <u>multiple times</u>, breaking the computation into <u>several pairs</u> of <u>short adders</u> with <u>output muxes</u> choosing which adder's output to <u>select</u>

Broken carry chains



Short adders handle the low-order bits, and the adder length is increased further along the carry chain, since later computations have more time until their Cin signal is available

Two separate ripple carry adders


Cin signal is used to <u>determine</u> which adder's outputs should be used

if the Cin signal is true, the output (carries) are selected from the true-Cin-adder


if the Cin signal is false, the output (carries) are selected from the false-Cin-adder

redundant hardware <u>removes</u> Cin data dependency

first start redundant computation later select the correct one




Timing in broken carry chains



These computations can take place <u>before</u> the completion of the <u>previous columns</u>, since they do <u>not</u> depend on the <u>actual value</u> of the <u>Cin signal</u>


High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry



Time

the length of the adders and the breakpoint are carefully chosen such that the **adders** finish computations just as their Cin become available

Carry Select Fast Carry Logic




Analysis of the carry equation

$$Cout_3 = (C1_3C1_2 + C0_3\overline{C1}_2)Cout_1 + (C1_3C0_2 + C0_3\overline{C0}_2)\overline{Cout}_1$$

of the 2nd carry select structure

Two ripple carry structure




$$C1 = \overline{X}Y + X\overline{Y} + XY \qquad C0 = XY$$

$$\overline{C1} = \overline{X}\overline{Y} \qquad \overline{C0} = \overline{X}Y + X\overline{Y} + \overline{X}\overline{Y}$$

$$\begin{array}{ll} \textit{Cout}_3 &= (\textit{Cout}_1 \cdot (\textit{C}\,\textbf{1}_3 \cdot \textit{C}\,\textbf{1}_2 + \textit{C}\,\textbf{0}_3 \cdot \overline{\textit{C}}\,\textbf{1}_2)) \\ &+ (\overline{\textit{Cout}}_1 \cdot (\textit{C}\,\textbf{1}_3 \cdot \textit{C}\,\textbf{0}_2 + \textit{C}\,\textbf{0}_3 \cdot \overline{\textit{C}}\,\textbf{0}_2)) \end{array} \\ &+ (\overline{\textit{Cout}}_1 \cdot (\textit{C}\,\textbf{1}_3 \cdot \textit{C}\,\textbf{0}_2 + \textit{C}\,\textbf{0}_3 \cdot \overline{\textit{C}}\,\textbf{0}_2)) \\ &+ (\overline{\textit{Cout}}_1 \cdot (\textit{C}\,\textbf{1}_3 \cdot \textit{X}_2\,\textit{Y}_2 + \textit{X}_2\,\vec{\textit{Y}}_2 + \textit{X}_2\,\vec{\textit{Y}}_2 + \vec{\textit{X}}_2\,\vec{\textit{Y}}_2))) \\ \end{array}$$

Cout₃ in terms of Cout₁



$$(C1_3 C1_2 + C0_3 \overline{C1}_2)Cout_1 + (C1_3 C0_2 + C0_3 \overline{C0}_2)\overline{Cout}_1$$

$$C1 = \overline{X}Y + X\overline{Y} + XY$$
 $C0 = XY$

$$\overline{C1} = \overline{X} \overline{Y}$$
 $\overline{C0} = \overline{X} Y + X \overline{Y} + \overline{X} \overline{Y}$

$$\begin{aligned} Cout_2 &= \left(Cout_1 \cdot C \, \mathbf{1}_2\right) + \left(\overline{Cout_1} \cdot C \, \mathbf{0}_2\right) \\ Cout_3 &= \left(Cout_2 \cdot C \, \mathbf{1}_3\right) + \left(\overline{Cout_2} \cdot C \, \mathbf{0}_3\right) \\ &= \left(\left(\left(Cout_1 \cdot C \, \mathbf{1}_2\right) + \left(\overline{Cout_1} \cdot C \, \mathbf{0}_2\right)\right) \cdot C \, \mathbf{1}_3\right) \\ &+ \left(\overline{\left(\left(Cout_1 \cdot C \, \mathbf{1}_2\right) + \left(\overline{Cout_1} \cdot C \, \mathbf{0}_2\right)\right)} \cdot C \, \mathbf{0}_3\right) \end{aligned}$$

$$(((Cout_1 \cdot C 1_2) + (\overline{Cout_1} \cdot C 0_2)) \cdot C 1_3)$$

$$= (C 1_3 C 1_2 Cout_1 + C 1_3 C 0_2 \overline{Cout_1})$$

$$(\overline{(Cout_1 \cdot C \, 1_2) + (\overline{Cout_1} \cdot C \, 0_2)}) \cdot C \, 0_3)$$

$$= (C \, 0_3 \, \overline{C \, 1_2} \, Cout_1 + C \, 0_3 \, \overline{C \, 0_2} \, \overline{Cout_1})$$

Two mutually exclusive cases $Cout_1$ and $\overline{Cout}_{\overline{1}}$

$$\begin{aligned} Cout_2 &= (Cout_1 \cdot C \, \mathbf{1}_2) + (\overline{Cout_1} \cdot C \, \mathbf{0}_2) \\ Cout_3 &= (Cout_2 \cdot C \, \mathbf{1}_3) + (\overline{Cout_2} \cdot C \, \mathbf{0}_3) \\ &= (((Cout_1 \cdot C \, \mathbf{1}_2) + (\overline{Cout_1} \cdot C \, \mathbf{0}_2)) \cdot C \, \mathbf{1}_3) \\ &+ (((Cout_1 \cdot C \, \mathbf{1}_2) + (\overline{Cout_1} \cdot C \, \mathbf{0}_2)) \cdot C \, \mathbf{0}_3) \end{aligned}$$

$$= (C1_2Cout_1 + C0_2\overline{Cout_1}) \cdot C1_3$$
$$= (\overline{C1_2}Cout_1 + \overline{C0_2}\overline{Cout_1}) \cdot C0_3$$


$$\begin{array}{l} \overline{((Cout_1\cdot C\,\mathbf{1}_2)+(\overline{Cout_1}\cdot C\,\mathbf{0}_2))} \ \ \textit{means} \\ \\ \overline{((Cout_1\cdot C\,\mathbf{1}_2)+(\overline{Cout_1}\cdot C\,\mathbf{0}_2))} \ \ \textit{is false} \\ \\ \overline{((Cout_1\cdot C\,\mathbf{1}_2))} = F \ \land \ \overline{((\overline{Cout_1}\cdot C\,\mathbf{0}_2))} = F \end{array}$$

Two mutually exclusive cases

```
when Cout_1 is true
C1_2 \text{ must be false}
because \ (Cout_1 \cdot C1_2) \text{ must be false}
therefore \ (\overline{C1_2}Cout_1)
```


```
when \overline{Cout_1} is true
C \, 0_2 \quad \text{must be false}
because \quad (\overline{Cout_1} \cdot C \, 0_2) \quad \text{must be false}
\text{therefore } (\overline{C \, 0_2} \, \overline{Cout_1})
```

When $Cout_1$ and $\overline{Cout}_{\overline{1}}$



when Cout₁ is true


$$(C1_3 C1_2 + C0_3 \overline{C1}_2)Cout_1$$



when $\overline{Cout_1}$ is true

$$(C1_3C0_2 + C0_3\overline{C0}_2)\overline{Cout}_1$$

When $C1_2 \cdot C0_2$ and $\overline{C1}_2 \cdot \overline{C0}_2$




when $C1_2 \cdot C0_2$

Generate

 $(C1_3 C1_2)Cout_1 + (C1_3 C0_2)Cout_1$

$$(C1_3C1_2 + C0_3\overline{C1}_2)Cout_1 + (C1_3C0_2 + C0_3\overline{C0}_2)\overline{Cout}_1$$





when $\overline{C1}_2 \cdot \overline{C0}_2$

Kill

 $(C0_3\overline{C1}_2)Cout_1 + (C0_3\overline{C0}_2)\overline{Cout}_1$

When Cout1 = 1







when $Cout_1$ is true $(C1_3C1_2 + C0_3\overline{C1}_2)Cout_1$

X	Υ	C1	C0	
0	0	0	0	$\overline{X} \overline{Y}$
0	1	1	0	$\overline{X}Y$
1	0	1	0	$X\overline{Y}$
1	1	1	1	ΧY
C1 =	C1 = X + Y		$= X \cdot Y$	

High Performance Carry Chains for FPGAs, S. Hauck, M. M. Hosler, T. W. Fry

When Cout1 = 0





 $(C1_3 C0_2 + C0_3 \overline{C0}_2)\overline{Cout}_1$

Generate and Kill conditions

$$C1_3 \cdot C1_2 \cdot Cout_1$$

P
G
P
P
Propagate
Generate
Generate

$$C1_3 \cdot C0_2 \cdot \overline{Cout}_1$$
 $C0_2 \cdot \overline{Cout}_1$
 $C0_2 \cdot \overline{Cout}_1$
 $C0_2 \cdot \overline{Cout}_1$

$$P = X \oplus Y$$
 $G = X \cdot Y$

$$C 0_3 \cdot \overline{C} 1_2 \cdot Cout_1$$

$$C 0_3 \cdot \overline{C} 0_2 \cdot \overline{Cout}_1$$

P | Kill | Propagate |

$$P = C1\overline{C0}$$

$$G = C0$$

C1 = P + G

C0 = G


$$(C1_3 C1_2 + C0_3 \overline{C1}_2)Cout_1 + (C1_3 C0_2 + C0_3 \overline{C0}_2)\overline{Cout}_1$$

Propagate, Generate, and Kill conditions


		C1	C0	Name		
P	\overline{G}	0	0	0 Kill		
0	1	0	1	Cin Inverse Propagate		
Р	0	1	0	Cin Propagate		
0	G	1	1	1 Generate		

$\overline{C1} = \overline{X} \overline{Y}$	$\overline{C0} = \overline{X} Y + X \overline{Y} + \overline{X} \overline{Y}$	<u>C1C0</u>	$\bar{X} \bar{Y}$	Kill
$\overline{C1} = \overline{X} \overline{Y}$	C0 = XY	<u>C1</u> C0		
$C1 = \bar{X}Y + X\bar{Y} + XY$	$\overline{C0} = \overline{X} Y + X \overline{Y} + \overline{X} \overline{Y}$	<u>C1</u> <u>C0</u>	$\bar{X}Y + X\bar{Y}$	Propagate
$C1 = \bar{X}Y + X\bar{Y} + XY$	C0 = XY	<u>C1C0</u>	XY	Generate

Generate conditions



Propagate conditions



Kill conditions

